Abstract -A recently reported zero impact ionization and zero subthreshold swing device Z2FET is a promising candidate for capacitor-less dynamic random access memory (DRAM) memory cell. In the memory operation, data retention time determines refresh frequency and is one of the most important memory merits. In this paper, we have systematically investigated the Z2FET retention time based on a newly proposed characterization methodology. It is found that the degradation of HOLD "0" retention time originates from the gated-silicon on insulator (SOI) portion rather than the intrinsic-SOI region of the Z2FET. Electrons accumulate under front gate and finally collapse the potential barrier turning logic "0"-"1." It appears that Shockley-Read-Hall (SRH) generation is the main source for electrons accumulation. Z2FET scalability has been investigated in terms of retention time. As the Z2FET is downscaled, the mechanism dominating electrons accumulation switches from SRH to parasitic injection of electrons from the cathode. The results show that the downscaling of Lg has little effect on data "0" retention, but Lin is limited to ∼125 nm. An optimization method of the fabrication process is proposed based on this new understanding, and Lin can be further scaled down to 75 nm. We have demonstrated by 2-D TCAD simulation that Z2FET is a promising DRAM cells' candidate particularly for Internet-of-Things applications.
. Z2FET cross-sectional structure used for simulation. Three p-n junctions (J1, J2, and J3) are established by "+" VFG bias and "−" VBG bias. Both Lin and Lg are 200 nm for nominal device.
reliability [3] [4] [5] issues, which results in cell instability problems. One-transistor and one-capacitor dynamic random access memory (DRAM) cells (1T1C) struggle to maintain reasonable refresh time [6] , [7] . Efforts have been made to find new memory solutions, such as capacitor-less cells [8] [9] [10] . Floating body-based memory structures are among the potential candidates, but impact ionization or band-to-band tunneling (B2BT) limits their performance [11] . A recently proposed zero impact ionization and zero subthreshold swing device named Z2FET [10] , [12] has shown significant technology advantages including CMOS technology compatibility, novel capacitor-less memory action, and sharp switching characteristics, which becomes a promising candidate for capacitor-less DRAM memory cell.
II. DEVICE AND TCAD SIMULATION DECK
The Z2FET (Fig. 1) has the p-i-n structure on silicon on insulator (SOI) substrate, with partial front gate (FG) and back gate (BG) regions controlling lateral potential barriers. The fabrication process is fully compatible with STMicroelectronics 28-nm FDSOI technology [13] . All simulations were carried out using Sentaurus device [14] . For memory operation, complementary potential barriers are established in the gated and intrinsic regions which prevent/allow electrons and holes to flow through the channel, depending on the electrons amounts stored under the FG. For detailed memory operation, please refer to the previously published papers [15] [16] [17] . Unless otherwise specified, devices with Lin = Lg = 200 nm are used for simulation. The physical models [17] used in the simulation are summarized in Table I .
To examine the memory viability between data "0" and "1," the anode voltage (VA) is swept from 0 to 1.5 V [ Fig. 2(a) initial state is "0" owing to the higher established potential barrier in the gated-SOI region. Consequently, a lower VA is needed to switch the device OFF [15] , [16] . The simulations of all specific memory operation such as program "0" (P0), program "1" (P1), hold (H), and read (R) are illustrated in Fig. 2 .
III. RETENTION TIME SIMULATION
In a conventional 1T1C DRAM cell, retention time indicates the capability that capacitor is able to retain sufficient charge to build up a readable differential voltage for the sense amplifier. To compensate for the capacitor leakage, the memory cell needs to be refreshed periodically. In Z2FET, the stored "1" state is an equilibrium state, and there is no need to refresh. We will concentrate ON-state "0" in this paper. Two types of retention time will be examined: HOLD "0" (H0_retention) and READ "0" (R0_retention).
A. Retention Time Extraction
The straightforward way of measuring H0_retention time is to apply a pulsed anode voltage and to monitor its current. The interval between P0 and the time output (IA) becomes "1" that determines the H0_retention time. This, however, cannot provide the intrinsic H0_retention time since the applied pulsed VA accelerates the collapse of stored data and contaminates the obtained retention time [16] . Our new extraction procedure (Fig. 3) can be described as follows.
1) Ensure data "0" is stored by P0. 2) Bias-to-hold condition and monitor the potential (ψ) at point "P" of Si channel (Fig. 1 ).
3) The time when potential drops to a certain level close to the saturation at point "N" is defined as retention time. Reading before and after potential collapses in Fig. 3 (c) justifies this methodology. The potential collapse under the FG is the basic evidence of data "0" loss and will be used, hereafter, to extract retention time.
B. Hold "0" Retention Time 
C. Read "0" Retention Time
It is also contrary to H0_retention, Fig. 5 shows that read "0" retention time (R0_retention) has a strong dependence on both VBG and VFG. R0_retention benefits from lower |VBG| and higher VFG. For a particular VFG value, the R0_retention time can become infinitely long (>1000 s in this simulation) for all simulated temperatures, as electron/hole cannot accumulate under the gate/intrinsic region. Therefore, R0_retention is not a limiting factor for Z2FET operation, and a careful choose of VFG/VBG can locate the read operation in the "safe" region. Hereafter, we will focus on the retention at hold condition to understand its degradation mechanism.
IV. DISCUSSION OF RETENTION DEGRADATION MECHANISM
Under hold condition, VFG is biased positively, and there are several possibilities to degrade the stored data "0." The degradation is associated with the accumulation of electrons in the gated-SOI region. These electrons might originate either from Shockley-Read-Hall (SRH)-induced generation, or injection from cathode terminal. Either noneffective intrinsic potential barrier or holes accumulation-induced barrier lowering in the intrinsic SOI can enhance the cathode injection.
A. Carrier Concentration Evolution
Fig . 6 shows the evolution of the potential distribution along the Z2FET channel for the transition from nonequilibrated "0" to equilibrated state "1," which constitutes the degradation of data "0." During degradation, the electron concentration in the gated-SOI region rises by 8 order of magnitude, while the concentration of holes in the intrinsic SOI remains almost constant. Therefore, the collapse of data "0" is due to electrons accumulation in the gated-SOI region.
B. SRH Generation-Recombination and B2BT
The SRH generation happens in a two-step process: 1) an electron in the valence band is captured into a trap located in the bandgap and 2) the trapped electron gains additional energy to reach the conduction band. The completion of the SRH process leaves a free hole in the valance band and electron in the conduction band. According to (1) [14] , SRH rate is mainly determined by nonequilibrated electron/hole concentration and the corresponding lifetimes. The lifetimes are temperature sensitive (2) [14] . Since α is negative, higher temperature reduces the carrier lifetime and increases the SRH rate
where n, p, and n i are electron, hole, and intrinsic carrier concentrations separately. n 1 = n i exp(E trap /kT ), p 1 = n i exp(−e trap /kT ) and E trap is the trap energy level relative to the intrinsic Fermi level. τ n and τ p are the electron and hole lifetimes correspondingly. The B2BT is insensitive to temperature and driven by the electric field according to (3) [14] 
Due to the virtual bias-induced doping, the Z2FET features three separate p-n junctions. The distribution of SHR generation-recombination along the channel is plotted in Fig. 7 . The SRH mainly occurs in regions J1 and J3. Negative SRH of J1 indicates the recombination, and the positive value of J3 indicates the generation. The B2BT generation is only significant in the J3 region, but quantitatively, it is negligible comparing to the SRH generation.
The simulated time-dependent SRH generation at J2, J3, and gated-SOI is illustrated in Fig. 8 . The SRH at J3, being 300× larger than that at J2, dominates the generation process during the nonequilibrium transitional state. The SRH within gated-SOI is the lowest one and drops from the level of SRH_J2, until reaching saturation. Overall SRH rate in J2 and gated-SOI regions are insignificant and affect little the electrons accumulation. Fig. 9 (a) and (b) presents the simulated SRH_J3 generation rate under different VFG biases, VBG biases, and temperatures. SRH_J3 changes little with gate biases but is drastically affected by temperature: higher thermal excitation enhances SRH. All these features are coherent with our previous analysis. To rule out the contribution from B2BT, we also simulated the B2BT generation by monitoring the peak value in J3. Fig. 9(c) and (d) shows that under various FG/BG biases and temperatures, the B2BT generation is always much lower than the SRH generation. Even at the extreme condition, i.e., lower temperature and higher VFG or |VBG| bias, the SRH generation is still 10× larger than the B2BT generation. Therefore, B2BT contributes little to the electrons accumulation in the gated-SOI region.
C. Current Injection From Cathode
Finally, we verify the cathode current leakage contribution to the electrons accumulation in gated-SOI. A negative cathode leakage current (inset of Fig. 10 ) is observed during hold "0," which means that electrons are flowing into Z2FET, giving a fake impression that this leakage contributes to the electrons accumulation.
First, the current magnitude is quite small (∼10 −14 A). Second, we have observed simultaneous SRH carrier recombination happening at J1 (Fig. 7) . When comparing the evolution of this leakage current with SRH_J1 after normalization, we find they are exactly following each other. This strongly indicates that most of the leakage current is only contributing to the SRH recombination. Although some electrons can possibly diffuse toward the anode, the magnitude should be insignificant; otherwise, there would be a deviation between the leakage current and the SRH rate. Hence, we conclude that the accumulated electrons in the gated-SOI region are mainly from the SRH generation, which occurs in the J3 region. Both the B2BT and the leakage current from cathode have a negligible impact on the electrons accumulation.
V. SCALABILITY A. Scalability of Lin and Lg Lengths
The Z2FET scalability was analyzed for different VFG biases in terms of Lin and Lg in Fig. 11 . Almost identical H0_retention values (>1 ms) are obtained when shortening Lg from 200to 30 nm regardless of the employed VFG [ Fig. 11(a) ]. Contrarily, downscaling Lin below 125 nm severely disturbs the retention time [ Fig. 11(b) ]. Moreover, there is a clear VFG dependence where the retention time dramatically drops for higher VFG [inset of Fig. 11(b) ]. This is not consistent with Figs. 4 and 9 , where SRH generation dominates the degradation. So, a distinct mechanism differing from SRH must be involved in the data "0" loss in scaled Z2FETs. This can be confirmed in Fig. 12 where the SRH Fig. 10 . Comparison of normalized cathode current (IK) and recombination rate at J1 (SRH_J1). Normalization is done at 1 ns for both IK and SRH_J1. Two curves match well. Insert: cathode current without normalization. generation rate at J3 is plotted as a function of Lin and no significant change is noticed.
B. Current Injection From Cathode
The cathode leakage current is monitored to investigate what accelerates the data "0" degradation in shorter Lin device. Unlike long device (Fig. 10 ) where the injected current was insignificant, in short Lin device, the cathode current is much larger. More interestingly, the cathode current exhibits two distinct plateaus. A disagreement (Fig. 13) is observed when comparing again the normalized cathode leakage current and the SRH recombination. Coincidentally, the SRH recombination presents good agreement with the lower plateau when shifted downward. This suggests that the upper plateau current flow (shadow part) is effectively contributing to the electrons accumulation in gated-SOI, further degrading the data "0" retention time. This can be also confirmed from the coincidence that the dropping down time of the upper plateau (100 ns) is similar to the retention time (Lin = 75 nm) shown in Fig. 11 . Normalized current injection from cathode (IK) and SRH recombination rate at the J1 region. IK has two plateaus. Higher plateau does not match the SRH_J1 recombination but lower one does. On the other hand, in short Lin Z2FETs, the degradation mechanism swaps to the parasitic electron injection from the cathode due to the poor BG electrostatic controllability.
C. Optimization Fig. 11 shows a minimum Lin of 125 nm to achieve at least 1-ms retention time. In order to improve the scalability, the cathode current injection needs to be limited. A thinner intrinsic-Si film (Fig. 15) would be able to enhance the BG electrostatic control and thus suppress the cathode leakage current. Fig. 16(a) shows the comparison of the leakage current before and after optimizations. For shorter Lin device (<125 nm), the leakage current can be reduced by a factor of 1000. Consequently, with the epitaxy optimization, the scaling of Lin can reach ∼75 nm, as shown in Fig. 16(b) . Although leakage current in Lin > 125 nm device is suppressed by optimization, the retention time is similar compared with the nonoptimized one [ Fig. 11(b) ], confirming that cathode leakage current does not play an important role.
VI. CONCLUSION
In this paper, we have systematically investigated the Z2FET retention time based on a novel characterization methodology. Extreme long retention time under read condition can be achieved by optimizing VFG/VBG bias. However, under hold condition, the retention time is almost independent on the biasing conditions. Hence, the emphasis of this paper was on the degradation mechanism under hold condition. We showed that SRH generation at J3 region dominates the retention degradation. The leakage current from the cathode is negligible. However, when Lin is scaled down to less than 125 nm, leakage current starts to dominate the data "0" degradation. An optimization approach is proposed which reduces the leakage current by reducing the thickness of the epitaxial layer in the intrinsic SOI. Simulations show that the Lin scalability can be improved and down to 75 nm, which in turn will be able to increase significantly the DRAM cells' volume density.
